Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.

****

**.030”**

**.030”**

**Top Material: Al**

**Backside Material: Au**

**Bond Pad Size:**

**B = .004 x .005”**

**E = .003 x .009”**

**Backside Potential: COLLECTOR**

**APPROVED BY: DK DIE SIZE .030” X .030” DATE: 7/7/22**

**MFG: NATIONAL THICKNESS .000” P/N: MPSA56**

**DG 10.1.2**

#### Rev B, 7/1